

CASE NO.: 50T5576.02

Serial No.: 10/663,420

March 16, 2007

Page 2

PATENT

Filed: September 16, 2003

1. (currently amended) A system, comprising:  
a receive data buffer; and  
a decoder assembly receiving data from the buffer for decoding thereof, the decoder assembly including a clock, a rate of the clock being established at least in part based on ~~how full of data the~~ buffer is a time-averaged buffer occupancy level.
2. (original) The system of Claim 1, comprising a non-isochronous network conveying multimedia data to a receiver embodying the buffer and decoder assembly.
3. (original) The system of Claim 2, wherein the data is formatted in MPEG.
- 4, 5 (canceled).
6. (currently amended) The system of Claim ~~[[5]]~~ 1, wherein the time-averaged buffer occupancy level is established at least in part based on plural instantaneous buffer occupancy levels.
7. (currently amended) The system of Claim ~~[[4]]~~ 1, wherein the rate is decreased in response to a determination that the buffer occupancy level is relatively low and wherein the rate is increased in response to a determination that the buffer occupancy level is relatively high.

1168-94.AMD

CASE NO.: 50T5576.02  
Serial No.: 10/663,420  
March 16, 2007  
Page 3

PATENT  
Filed: September 16, 2003

8. (currently amended) The system of Claim [[4]] 1, wherein the rate is changed depending at least in part on a rate of change of the buffer occupancy level.

9. (currently amended) The system of Claim [[5]] 1, wherein the time-averaged buffer occupancy level is based at least in part on a maximum instantaneous buffer occupancy level and a minimum instantaneous buffer occupancy level.

10. (currently amended) A multimedia receiver, comprising:  
at least one buffer holding data to be decoded;  
at least one decoder communicating with the buffer;  
at least one clock component sending a clock signal to the decoder; and  
at least one processor executing logic to establish a clock rate associated with the clock component, the logic including:  
determining a time-averaged buffer occupancy level of the buffer; and  
at least in part based on the buffer occupancy level, establishing the clock rate.

11. (canceled).

12. (currently amended) The receiver of Claim [[11]] 10, wherein the time-averaged buffer occupancy level is established at least in part based on plural instantaneous buffer occupancy levels.

1166-94.AMD

CASE NO.: 50T5576.02

Serial No.: 10/663,420

March 16, 2007

Page 4

PATENT

Filed: September 16, 2003

13. (currently amended) The receiver of Claim ~~[[11]]~~ 10, wherein the logic comprises decreasing the clock rate in response to a determination that the buffer occupancy level is relatively low and increasing the clock rate in response to a determination that the buffer occupancy level is relatively high.

14. (currently amended) The receiver of Claim ~~[[11]]~~ 10, wherein the logic includes:  
determining a rate of change of the buffer occupancy level; and  
changing the clock rate at least in part based on the rate of change of the buffer occupancy level.

15. (currently amended) The receiver of Claim ~~[[11]]~~ 10, wherein the time-averaged buffer occupancy level is based at least in part on a maximum instantaneous buffer occupancy level and a minimum instantaneous buffer occupancy level.

16. (currently amended) A computer-implemented method for establishing a decoder clock rate, comprising the acts of:  
receiving into a buffer data to be decoded at a sampling interval;  
determining how full the buffer is using a time-averaged buffer occupancy level; and  
based on the determining act, determining whether to increase or decrease the sampling interval.

17. (canceled).

1166-94.AMD

CASE NO.: 50T5576.02

Serial No.: 10/663,420

March 16, 2007

Page 5

PATENT

Filed: September 16, 2003

18. (currently amended) The method of Claim ~~[[17]]~~ 16, wherein the time-averaged buffer occupancy level is based at least in part on a maximum instantaneous buffer occupancy level and a minimum instantaneous buffer occupancy level.

19. (original) The method of Claim 16, comprising increasing or decreasing the sample interval based at least in part on a time rate of change of a buffer occupancy level.

20. (currently amended) A system for establishing a decoder clock rate, comprising:  
buffer means for receiving data to be decoded;  
means for determining a time-averaged buffer occupancy level; and  
means for establishing a clock rate for decoding data in the buffer means based at least in part on the buffer occupancy level.

21. (canceled).

22. (currently amended) The system of Claim ~~[[21]]~~ 20, wherein the time-averaged buffer occupancy level is based at least in part on a maximum instantaneous buffer occupancy level and a minimum instantaneous buffer occupancy level.

23. (original) The system of Claim 20, comprising means for altering the clock rate based at least in part on a time rate of change of a buffer occupancy level.

1168-94,AMD